DESIGN OF HIGH SPEED,6-BIT PIPELINE ADC WITH BUILT-IN DIGITAL ERROR CORRECTION UNIT USING SUBMICRON CMOS TECHNOLOGY.
- Assistant professor, Department of ECE, RYMEC, Bellary, Karnataka, India.
Abstract: The paper describes a 6bit, 1Msps Pipeline Analog to Digital Converter implemented in 0.6?m CMOS technology. The design operates at ±5V dc supply. Circuit techniques used include a precise comparator, operational amplifier which works on 1.5bits per stage and non-overlapping clock. A switched capacitor is used to sample and multiply at each stage.Keywords: Analog to Digital Converter , Pipeline , switched capacitor , Non overlapping clock , opamp.
[Manjuvani.K.M, Manasa k chigateri, Manjunath K M and Sharan basavaraj B. (2016); DESIGN OF HIGH SPEED,6-BIT PIPELINE ADC WITH BUILT-IN DIGITAL ERROR CORRECTION UNIT USING SUBMICRON CMOS TECHNOLOGY. Int. J. of Adv. Res. 4 (6). 519-524] (ISSN 2320-5407). www.journalijar.com
Share this article
Download Full PaperDownload PDF No. of Downloads: 4 | No. of Views: 4
This work is licensed under a Creative Commons Attribution 4.0 International License.