

	<p>Journal Homepage: -www.journalijar.com</p> <h2>INTERNATIONAL JOURNAL OF ADVANCED RESEARCH (IJAR)</h2> <p>Article DOI:10.21474/IJAR01/7078 DOI URL: http://dx.doi.org/10.21474/IJAR01/7078</p>	
---	--	---

RESEARCH ARTICLE

TUNABLE MIXED DECIMATION MULTIPATH DELAY FEEDBACK FOR RADIX 2^k FFT

G. Ganga Bhavani¹ and Dr. G. R. L. V. N Srinivasa Raju².

1. PG scholar, Dept. of ECE, Shri Vishnu Engg. College for women, Bhimavaram.
2. Professor & Head, Dept. of ECE, Shri Vishnu Engg. College for women, Bhimavaram.

Manuscript Info

Manuscript History

Received: 11 March 2018
Final Accepted: 13 April 2018
Published: May 2018

Keywords:-

Decimation in Frequency (DIF),
Decimation in Time (DIT), Multipath
Delay Feedback (MDF), Mixed
Decimation Multi Path Delay Feedback
(M²DF), Pipelined-Parallel Architecture.

Abstract

The Decimation Multipath Delay Feedback (M²DF) is a technique for the radix 2^k FFT, which eliminates the stand by time of arithmetic modules in computing units. In this paper tunable M²DF architecture is proposed. In this, tunable arithmetic units are utilized in place of conventional arithmetic units to overcome the under utilization of arithmetic units in conventional M²DF architecture. The results show that, the tunable M²DF technique utilizes the lesser number of LUTs and slice registers than the conventional M²DF technique. In addition, the proposed technique having advantage of high throughput with reduced delay and area compared with conventional M²DF.

Copy Right, IJAR, 2018,. All rights reserved.

Introduction:-

Fast Fourier Transform (FFT) is mostly used algorithm for Discrete Fourier Transform computation in the field of signal processing. The area efficient and high performance FFT implementation throws a challenge on the designers. Hardware designers are putting effort to design effectual architectures for the computation of the FFT to meet required specifications and real-time fulfillment of present applications. Various techniques have proposed over the years to tradeoff the area and performance of the FFT. Pipelined architectures [1] are extensively used because they will achieve more throughputs and small latencies relevant for today's applications to achieve small area and to dissipate less power. The single path delay commutators (SDC) [2] are the most popular technique in the serial input and serial output scenarios. Single path delay feedback (SDF) architecture is proposed to reduce the memory banks in the pipelines [3]. The SDF concept extended to radix 2 to radix 2^k [4-6]. The high throughput requirements of communication services encouraged to multipath delay commutators [7] and multipath delay feedback (MDF) [8].

The MDF structures are formed using multiple interconnected SDFs. The MDF scheme is utilized in various applications due to its efficient memory usage, but suffers from arithmetic resource utilization and it is rectified in M²DF architecture [9], which utilizes the folding transformation technique for the significant reduction of arithmetic resources.

In this work, tunable M²DF architecture is proposed to further reduce the arithmetic operations in terms of number of LUTs and registers.

Construction of M²DF Architecture:-

Design of parallel radix- 2^k FFT processor based on folding transformations to derive the folding matrices of DIF and DIT of SDF structures. The pipelined structure is rescheduled by incorporating DIF blocks into DIT blocks to form

M²DF architecture from the SDF architecture. The M²DF mainly focus on horizontal processing in relevant to the hardware implantations and is shown in Fig.1




Fig.1:-M²DF Architecture

Arithmetic Unit:-

The M²DF architecture mainly consists of control circuit and arithmetic unit and mathematics unit. Among them arithmetic unit plays an important role.




Fig. 2:-(a) Type I structure, complex adders are shared only




Fig. 2:-(b) Type II structure, both complex multipliers and complex adders are shared.

Conventionally two different structures are used. One is Type-I, in these adders are shared by means of streams and is shown in Fig. 2(a). Another type of arithmetic unit is Type – II, in this type adders and multipliers are reused to pick up the equipment effectiveness and is shown in Fig. 2(b).

Proposed M^2DF Architecture using the tunable Arithmetic Unit:-

In the modified M^2DF architecture the conventional arithmetic units are modified using tunable arithmetic units, while maintaining the feedback structure of conventional architecture.

Tunable Arithmetic unit:-

Fig. 3 shows the tunable arithmetic unit. In this 4-stage pipelined technique is adopted. This unit consists of 6 butterfly units and 3 complex multipliers. Compared to type I and type II AUs the proposed AU having high throughput and consumes less area. Due to the tunable arithmetic unit the inexact multiplier configurations have much higher sensitivities than the most of the inexact adder configurations and the pipelined technique is effectively utilized. Due to these advantages tunable arithmetic unit has a double impact on the quality of solutions.




Fig.3:-Tunable Arithmetic unit

Simulation Results:-

The simulation of the proposed M²DF architecture and the conventional M²DF architectures are carried out using Xilinx ISE 14.5. The simulation results are shown in Fig.4. (These Two parallel 512 point FFT designed using proposed tunable arithmetic unit).




Fig. 4:-Simulation results for Tunable M²DF Architecture of radix-2, for 512 point FFT.

Here data_in_a and data_in_b are inputs indicate the iteration loops and data_out is the required output. The corresponding RTL schematic of radix-2 two parallel 512 point FFT architecture is shown in Fig. 5.




Fig. 5:-RTL Schematic for tunable M^2DF of radix-2, for 512 point FFT.

Similarly, the two parallel 1024 point FFT, two parallel 2048 point FFT and their RTL schematics are shown in Fig. 6 to Fig. 9.




Fig. 6:-Simulation results for tunable M²DF Architecture of radix-2, for 1024 point FFT.




Fig. 7:-RTL Schematic for tunable M^2DF architecture of radix-2, for 1024 point FFT




Fig. 8:-Simulation results for tunable M^2DF Architecture of radix-2, for 2048 point FFT.




Fig.9:-RTL Schematic for M^2DF architecture of radix-2, for 2048 point FFT.

Table 1:-Comparison of proposed structure with existing structures

Configuration	Structures	Slice LUTs	Slice registers	DSP48E1s	latency	throughput
Radix-2, 2/512	M^2DF FFT Architecture	2417	2077	24	524	612
	Tunable M^2DF FFT Architecture	1140	1219	20	516	618
Radix-2, 4/1024	M^2DF FFT Architecture	3154	3881	36	533	1196
	Tunable M^2DF					

	FFT Architecture	2060	2139	30	523	1238
Radix-2, 8/2048	M ² DF FFT Architecture	6833	8860	84	542	2368
	Tunable M ² DF FFT Architecture	4012	4678	70	530	2463
Radix-2 ² , 2/512	M ² DF FFT Architecture	3345	2790	24	524	612
	Tunable M ² DF FFT Architecture	1565	1780	24	513	613
Radix-2 ² , 4/1024	M ² DF FFT Architecture	3885	3112	36	533	1196
	Tunable M ² DF FFT Architecture	2451	2696	32	519	1224
Radix-2 ² , 8/2048	M ² DF FFT Architecture	8753	5631	84	540	2368
	Tunable M ² DF FFT Architecture	11207	14836	176	531	2398
Radix-2 ³ , 2/512	M ² DF FFT Architecture	3436	3033	24	526	596
	Tunable M ² DF FFT Architecture	1682	1717	24	518	613
Radix-2 ³ , 4/1024	M ² DF FFT Architecture	5112	4225	48	536	1186
	Tunable M ² DF FFT Architecture	3505	3992	44	528	1224
Radix-2 ³ , 8/2048	M ² DF FFT Architecture	9062	10265	286	540	2372
	Tunable M ² DF FFT Architecture	8446	8542	280	532	2398

The above table1 shows the experimental results of M²DF FFT and Tunable M²DF FFT structure. The entire table discusses about the utilization of slice LUTs, slice registers and DSP48E1s and also on the latency and throughput for different configurations. Overall table proves that the latency of each tunable M²DF FFT structure was decreased as compared to M²DF structure and throughput was increased.

Conclusion:-

The Radix-2 M²DF based Fast Fourier Transform is most significant architecture in the DSP and various Communication systems. The FFT architecture used in the mixed decimation Multipath Delay feedback (M²DF) eliminates the stand by time of arithmetic modules in FB architectures by integrating Discrete In Time process into the Discrete In Frequency operated computing units. Still arithmetic resources are under utilization in order to overcome this problem uses the tunable FFT is used in the place of type I and type II of arithmetic units (AUs).

References:-

1. M. Garrido, J. Grajal, M. A. Sanchez, and O. Gustafsson, "Pipelined radix- 2^k feed forward FFT architectures," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 21, no. 1, pp. 23–32, Jan. 2013.
2. Jian Wang, ChunlinXiong, Kangli Zhang, and Jibo Wei, "A Mixed-Decimation MDF Architecture for Radix- 2^k Parallel FFT" IEEE transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 1, january 2016.
3. A. Cortes, I. Velez, and J. F. Sevilano, "Radix r^k FFTs: Matrical representation and SDC/SDF pipeline implementation," IEEE Trans. Signal Process., vol. 57, no. 7, pp. 2824–2839, Jul. 2009.
4. S. He and M. Torkelson, "Design and implementation of a 1024-point pipeline FFT processor," in Proc. IEEE Custom Integr. Circuits Conf., May 1998, pp. 131–134.
5. M. Ayinala, M. Brown, and K. K. Parhi, "Pipelined parallel FFT architectures via folding transformation," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 6, pp. 1068–1081, Jun. 2012.
6. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. Hoboken, NJ, USA: Wiley, 1999.
7. N. Li and N. P. Van Der Meijs, "A radix-22 based parallel pipeline FFT processor for MB-OFDM UWB system," in Proc. IEEE Int. SOC Conf., Sep. 2009, pp. 383–386.
8. S.-N. Tang, J.-W. Tsai, and Z. Wang, X. Liu, B. He, and F. Yu.: A combined SDC-SDF architecture for normal I/O pipelined radix-2 FFT. IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 5, pp. 973–977, May 2015.
9. S.N. Tang, C.H.Liao, and T.-Y. Chang, "An area- and energy-efficient multimode FFT processor for WPAN/WLAN/WMAN systems," IEEEJ. Solid-State Circuits, vol. 47, no. 6, pp. 1419–1435, Jun. 2012.
10. E. H. Wold and A. M. Despain, "Pipeline and parallel-pipeline FFT processors for VLSI implementations," IEEE Trans. Comput., vol. C-33, no. 5, pp. 414–426, May 1984.
11. J. E. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Comput., vol. EC-8, pp. 330-334, Sept. 1959.
12. K.-J. Yang, S.H.Tsai, and G. C. H. Huang, "MDC FFT/IFFT processor with variable length for MIMO-OFDM systems," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 4, pp. 720–731, Apr. 2013.