



ISSN NO. 2320-5407

*Journal homepage: <http://www.journalijar.com>***INTERNATIONAL JOURNAL  
OF ADVANCED RESEARCH****RESEARCH ARTICLE****A New Multiplication Algorithm for Higher-radix Signed Numbers with Multiple-valued Logic Operations****Turgay TEMEL (PhD)**

Department of Mechatronics Engineering, Bursa Technical University, Bursa, TURKEY

[turgay.temel@btu.edu.tr](mailto:turgay.temel@btu.edu.tr) / [ttemel70@gmail.com](mailto:ttemel70@gmail.com)**Manuscript Info****Manuscript History:**

Received: 19 October 2015

Final Accepted: 26 November 2015

Published Online: December 2015

**Key words:**Multi-valued logic;  
Higher-radix algebra;  
Signed-number arithmetic;  
Multiplication algorithms**\*Corresponding Author****Turgay TEMEL (PhD)****Abstract**

A new higher-radix multiplication algorithm is presented based on multi-valued logic max, min, cyclic (modular sum), literal and threshold operations. The algorithm computes overall multiplication with considerably small number of intermediate operations by employing a transformation on operands by simultaneously relocating them into lower portion of the number set they belong to.

*Copy Right, IJAR, 2015. All rights reserved***Introduction**

Multiplication is a crucial operation which mainly affects precision, capability and speed of arithmetic systems in processing information in almost all major applications, e.g. neural network algorithms in pattern recognition, [1]-[3], and control, [4]-[5]. The major realization approach is to attain fewer partial products to be implemented in simpler arithmetic structures, i.e. adders. For example, well-known Booth's coding algorithm is an elegant method for reducing the partial product terms where the domain of operators and operands is binary logic, i.e. radix-2 or two-valued [6]. Use of higher radices has been considered as a major approach in implementing high-throughput multipliers for improved accuracy and precision. Higher-radix multiplication algorithms, [7]-[10], map a group of two-valued operands into a different number system, e.g. signed-digit, redundant higher-radix algebra. Commonly chosen radix is generally a 2's power by using a suitable encoding scheme to increase the arithmetical and operational yield and reduce the overhead. On the other hand, the multiplication algorithms in [11]-[13] map higher-radix operands into two-valued bit set associated with binary logic operators. In studies cited above, algorithmic complexity and regularity for individual digits are heavily dependent on the chosen radix, number system and digit positions. Therefore, in order to fully benefit from use of higher-radix, multiplication digits should be obtained without encoding operand digits between different number systems. A possible solution can be given by developing suitable algebraic forms in multi-valued logic (MVL) owing to diverse algebraic forms outlined in [14]. Despite considerable studies toward realizing MVL switching functions, higher-radix arithmetic operations with MVL has been a neglected area to our knowledge, which is partly due to lack of suitable algorithms and respective efficient implementation structures. However, a recent study in [15]-[16] reveals that use of MVL operators can be utilized as a direct means for implementing current-mode higher-radix signed-adders having much better design and performance characteristics compared to binary logic counterparts.

In this study, we present an algorithm based on MVL operators such as max, min, literal, cyclic and threshold for multiplication of higher-radix signed numbers where two digits of the result are identified in considerably small number of intermediate operations. We apply a transformation that relocates input operands into lower portion of the number system in multiplication table they belong to. In case of a multi-digit multiplication, partial product terms resulting from the proposed algorithm can be accumulated and results can be moved toward higher digit positions by using the addition algorithm in [16]. The study in [16] also provides the relevant current-mode MVL sub-circuits, which would be considered for a possible implementation of the algorithm proposed in this study.

## Background

Given a set  $R = \{0, 1, \dots, r-1\}$ , where  $r$  is the radix, and variables to be used are members which take values from  $R$ , binary (two-operand) MVL operators are  $\min(x,y)$  and  $\max(x,y)$  which choose the minimum and maximum of their operands, respectively. A  $k_l$ -valued literal (L) and  $k_c$ -valued complementary literal (CL) operations are defined as

$$L(k_l, x) = \begin{cases} k_l & \text{if } a \leq x \leq b \\ 0 & \text{otherwise} \end{cases} \quad (1)$$

$$CL(k_c, x) = \begin{cases} k_c & \text{if } x \leq a \text{ and } b \leq x \\ 0 & \text{otherwise} \end{cases}$$

while threshold operations are given by

$$\text{lower threshold, (th}_l\text{)}: \begin{matrix} z \\ y \end{matrix} | x = \begin{cases} z & \text{if } x \leq y \\ 0 & \text{otherwise} \end{cases} \quad (2)$$

$$\text{upper threshold, (th}_u\text{)}: x | \begin{matrix} z \\ y \end{matrix} = \begin{cases} z & \text{if } x \geq y \\ 0 & \text{otherwise} \end{cases}$$

It should be noted that threshold and literal operations are interrelated as  $L(k_l, a, b) = \begin{matrix} k_l \\ b \end{matrix} | \begin{matrix} x \\ a \end{matrix}$  and  $x | \begin{matrix} b \\ a \end{matrix} = L(b, a, r-1)$ , [17]. The cyclic (modulo-sum) operation, [16], is defined as

$$x \xrightarrow{y}(r) = x + y \pmod{r} = \begin{cases} x + y & \text{if } x + y \leq r - 1 \\ x + y - r & \text{otherwise} \end{cases} \quad (3)$$

A one-digit signed number  $x'$  with respect to number  $x$  can be of the form

$$x' = s_x x \quad (4)$$

where  $s_x \in \{0, 1\}$  is the sign digit so is  $y'$  defined with respective digits. Multiplication of  $x'$  and  $y'$  is then written as

$$z' = s_z M_1 M_0 \quad (5)$$

with sign digit  $s_z$ , lower and higher-significant digits  $M_0$  and  $M_1$ , respectively. The sign digit  $s_z$  is given by

$$s_z = s_x \xrightarrow{s_y} = CL(1, s_x, s_y) \quad (6)$$

It is obvious that  $M_0 = S_{r-1}$  and it can be obtained through iteration

$$S_j = S_{j-1}^{t_j^2} (r) \tag{7}$$

where  $S_0 = 0$ ,  $t_1 = \max(x, y)$ ,  $t_2 = \min(x, y)$ , [18], and  $j = 1, 2, \dots, r-1$ . The higher-significant digit  $M_1$  can be expressed as

$$M_1 = \sum_{j=1}^{r-1} C_j \tag{8}$$

where

$$C_j = \begin{cases} 1 & \text{if } S_{j-1} + t_j^2 \geq r \\ 0 & \text{otherwise} \end{cases} \tag{9}$$

It is seen that radix-8 multiplication with new algorithm requires 8 cyclic and 8 threshold operations.

### Description of New High-radix Multiplication Algorithm

Number of cyclic operations can be reduced by introducing a relocating transformation,  $Rel(\cdot)$ , applied to  $t_1$  as

$$Rel(t_1): t = \begin{cases} t_1 & \text{if } t_1 \leq r/2 \\ r - t_1 & \text{otherwise} \end{cases} \tag{10}$$

where  $r/2]$  refers to the smallest integer greater than or equal to  $r/2$ . By exploiting the symmetry, lower-significant digit can be written as

$$M_0 = \sum_{j=1}^{M_{01}} t_1 + t_1^{r-M_{01}} \tag{11}$$

where  $M_0 = S_{r/2]}$  obtained from the iteration

$$S_j = S_{j-1}^{t_j^2} (r) \tag{12}$$

For  $j = 1, 2, \dots, r/2]$  with  $S_0 = 0$ . On the other hand, higher-significant digit  $M_1$  is obtained as

$$M_1 = \sum_{j=1}^{r-1} C_j = \sum_{j=2}^{r/2]} C_j + \sum_{j=r/2+1}^{r-1} C_j = M_{11} + M_{12} \tag{13}$$

Above,  $M_{11}$  is the sum of  $C_j$  terms given by

$$C_j = \begin{cases} 1 & \text{if } S_{j-1} + t_j^2 \geq r \\ 0 & \text{otherwise} \end{cases} \tag{14}$$

for  $j = 2$  through  $r/2]$  while  $M_{12}$  is the remaining sum. Thus, it can be written that

$$M_1 = \frac{M_{11}}{r/2} \Big|_{r/2} t_1 + t_1 \Big|_{r/2}^{t_2 - M_{11} - 1} \quad (15)$$

It is seen that in case of radix-8 multiplication, the number of cyclic operations is reduced to 4 from 8 while the number of threshold operations is reduced to 6 from 8. It is possible to reduce the number of cyclic operations further by relocating both operands simultaneously as

$$t_{x,y} = \begin{cases} x, y & \text{if } x, y \leq r/2 \\ r-x, y & \text{otherwise} \end{cases} \quad (16)$$

for which the operation so performed is referred to one-quadrant since both operations are restricted to one quadrant of the multiplication table/chart of interest. The algorithm proceeds by calculating intermediate sums and carries as explained previously. By defining  $M_{02} = S_{r/2}$  with iteration

$$S_j = S_{j-1} \xrightarrow{t_{x_j}^y} (r) \quad (17)$$

for  $j = 1, 2, \dots, r/2$  with  $S_0 = 0$ , the lower-significant digit  $M_0$  can be obtained from successive operations as

$$M_0 = \frac{M_{01}}{r/2} \Big|_{r/2} y + y \Big|_{r/2}^{r-M_{01}} \quad (18)$$

with

$$M_{01} = \frac{M_{02}}{r/2} \Big|_{r/2} x + x \Big|_{r/2}^{r-M_{02}} \quad (19)$$

Similarly, the higher-significant digit  $M_1$  can be obtained from successive operations as

$$M_1 = \frac{M_{11}}{r/2} \Big|_{r/2} y + y \Big|_{r/2}^{x-M_{11}-1} \quad (20)$$

with

$$M_{11} = \frac{M_{12}}{r/2} \Big|_{r/2} x + x \Big|_{r/2}^{t_y - M_{12} - 1} \quad (21)$$

where

$$M_{12} = \sum_{j=2}^{r/2} C_j \quad (22)$$

and

$$C_j = \begin{cases} 1 & \text{if } S_{j-1} + t_x \Big|_{r/2}^y \geq r \\ 0 & \text{otherwise} \end{cases} \quad (23)$$

As verification of the proposed algorithm, some examples with differing radices are given below:

**Radix  $r = 5$ :**

$$1-) \underline{x = 2, y = 3} \Rightarrow t_x = 2, t_y = 3 \Rightarrow S_0 = 0, S_1 = 3, S_2 = 1, S_3 = 1$$

$$M_{02} = 1, M_{01} = 1 \Rightarrow \underline{M_0 = 1}$$

$$M_{12} = 1, M_{11} = 1 \Rightarrow \underline{M_1 = 1}$$

$$2-) \underline{x = 3, y = 4} \Rightarrow t_x = 3, t_y = 1 \Rightarrow S_0 = 0, S_1 = 1, S_2 = 2, S_3 = 3$$

$$M_{02} = 3, M_{01} = 3 \Rightarrow \underline{M_0 = 2}$$

$$M_{12} = 0, M_{11} = 0 \Rightarrow \underline{M_1 = 2}$$

$$3-) \underline{x = 4, y = 4} \Rightarrow t_x = 1, t_y = 1 \Rightarrow S_0 = 0, S_1 = 1, S_2 = 1, S_3 = 1$$

$$M_{02} = 1, M_{01} = 4 \Rightarrow \underline{M_0 = 1}$$

$$M_{12} = 0, M_{11} = 0 \Rightarrow \underline{M_1 = 3}$$

**Radix  $r = 8$ :**

$$1-) \underline{x = 3, y = 4} \Rightarrow t_x = 3, t_y = 4 \Rightarrow S_0 = 0, S_1 = 4, S_2 = 0, S_3 = 4, S_4 = 4$$

$$M_{02} = 4, M_{01} = 4 \Rightarrow \underline{M_0 = 4}$$

$$M_{12} = 1, M_{11} = 1 \Rightarrow \underline{M_1 = 1}$$

$$2-) \underline{x = 4, y = 4} \Rightarrow t_x = 4, t_y = 4 \Rightarrow S_0 = 0, S_1 = 4, S_2 = 0, S_3 = 4, S_4 = 0$$

$$M_{02} = 0, M_{01} = 0 \Rightarrow \underline{M_0 = 0}$$

$$M_{12} = 2, M_{11} = 2 \Rightarrow \underline{M_1 = 2}$$

$$3-) \underline{x = 5, y = 7} \Rightarrow t_x = 3, t_y = 1 \Rightarrow S_0 = 0, S_1 = 1, S_2 = 2, S_3 = 3, S_4 = 3$$

$$M_{02} = 3, M_{01} = 5 \Rightarrow \underline{M_0 = 3}$$

$$M_{12} = 0, M_{11} = 0 \Rightarrow \underline{M_1 = 4}$$

For a radix-8 multiplication, 3 cyclic and 6 threshold operations are needed. Generally, as seen from (17)-(23), the algorithm has a complexity, i.e. number of operations, of  $O(nr/2] + 5)$  for multiplication of two  $n$ -digit radix- $r$  numbers. Interested readers are referred to [13]-[20] for sample current-mode implementations of the relevant blocks and units utilized in this algorithm in detail.

**Conclusions**

A signed-multiplication algorithm for higher-radix numbers is proposed. The algorithm reduces the number of modulo-sums involved considerably. Maximum number of required addition is bound to half the radix. Each digit of product is obtained with regular operations regardless of digit position, which makes the algorithm useful for realization of highly reliable and compact multipliers with small overhead. Since whole operation is performed without coding between different number systems, further derivations are also possible.

**Acknowledgement**

This work was supported by The Scientific and Technical Research Council of Turkey (TUBITAK) under the project no: 107E059.

**References**

- [1] C. Tang, F. Chen, and X. Li, "Perceptron Implementation of Triple-Valued Logic Operations," IEEE Trans. Circuits and Systems-II, vol. 58, no. 9, pp. 590-594, 2011.
- [2] T. Temel, and B. Karlik, "An improved odor recognition system using learning vector quantization with a new discriminant analysis," Neural Network World, vol. 17, no. 4, pp. 287-294, 2007.
- [3] T. Temel, "A New Generalized Learning Vector Quantization Classifier Algorithm with Sliding-mode Optimized Training," Int. Journal of Advanced Research, vol. 3, no. 7, pp. 678-683, 2015.
- [4] T. Temel, and H. Ashrafiuon, "Sliding-mode control approach for faster tracking," IET Electronics Letters, vol. 48, no. 15, pp. 916-917, 2012.

- [5] T. Temel, and H. Ashrafiuon, "Sliding-mode speed controller for tracking of underactuated surface vessels with extended Kalman filter," *IET Electronics Letters*, vol. 51, no. 6, pp. 467-469, 2015.
- [6] L. De Vos, R. Jain, H. De Man, and W. Ulbrich, "A fast adder-based multiplication unit for customised digital signal processors," *Proc. IEEE Int. Conf. on Acoustics, Speech and Signal Processing (ICASSP '86)*, vol. 11, pp. 2163-2166, April 1986.
- [7] D. Guevorkian, A. Launianen, V. Lappalainen, and P. Liuha, and K. A. Punkka, "A method for designing high-radix multiplier-based processing units for multimedia applications," *IEEE Trans. Circuits and Systems for Video Technology*, vol. 15, no. 5, pp. 716-725, 2005.
- [8] Y. Kim, B. S. Song, J. Grospietch, and S. F. Gillig, "A carry-free 54b×54b multiplier using equivalent bit conversion algorithm," *IEEE Journal Solid-State Circuits*, vol. 36, no. 10, pp. 1538-1545, 2001.
- [9] T. Hanyu, M. Kameyama, "A 200 MHz pipelined multiplier using 1.5V-supply multiple-valued MOS current-mode circuits with dual-rail source-coupled logic," *IEEE Journal Solid-State Circuits*, vol. 30, no. 11, pp. 1239-1245, 1995.
- [10] K. -W. Shi, B. S. Song, and K. Bacrani, "A 200-MHz complex number multiplier using redundant-binary arithmetic," *IEEE Journal Solid-State Circuits*, vol. 33, no. 6, pp. 904-908, 1998.
- [11] W. S. Chu, and K. W. Current, "Current-mode CMOS quaternary multiplier circuit," *IET Electronics Letters*, vol. 31, no. 4, pp. 267-268, 1995.
- [12] T. Conway, "Galois field arithmetic over  $GF(p^m)$  for high-speed/low-power error-control applications," *IEEE Trans. Circuits and Systems I*, vol. 51, no. 4, pp. 709-714, 2004.
- [13] H. K. Seong, J. S. Choi, B. S. Shin, and H. S. Kim, "Implementation of multiple-valued multiplier on  $GF(3^m)$  using current mode CMOS," *Proc. IEEE 30<sup>th</sup> Int. Symposium on Multi-valued Logic (ISMVL 2000)*, pp. 221-226, May 2000.
- [14] T. Temel, "Current-mode CMOS Design of Multi-valued Logic Circuits," PhD Thesis, Bogazici University, Department of Electrical and Electronics Engineering, 2002.
- [15] T. Temel, A. Morgul, and N. Aydin, "A Novel Signed Higher-Radix Full-Adder Algorithm and Implementation with Current-Mode Multi-Valued Logic Circuits," *Proc. IEEE Euromicro Systems Symposium on Digital System Design (DSD 2004)*, pp. 80-87, 2004.
- [16] T. Temel, A. Morgul, and N. Aydin, "Signed higher-radix full-adder algorithm and implementation with current-mode multi-valued logic circuits," *IEE Proceedings Circuits, Devices and Systems*, vol. 153, no. 5, pp. 489-496, 2006.
- [17] T. Temel, and A. Morgul, "Multi-valued logic function implementation with novel current-mode logic gates," *Proc. IEEE Int. Symp. on Circuits and Systems (ISCAS '02)*, vol. 1, pp. 881-884, 2002.
- [18] T. Temel, "High-performance current-mode multi-input loser-take-all minimum circuit," *IET Electronics Letters*, vol. 44, no. 12, pp. 718-719, 2008.
- [19] A. K. Jain, R. J. Bolton, and M. H. Abd-El-Barr, "CMOS Multiple-Valued Logic Design - Part I: Circuit Implementation," *IEEE Trans. Circuits and Systems-I*, vol. 40, no. 8, pp. 503-514, 1993.
- [20] A. K. Jain, R. J. Bolton, and M. H. Abd-El-Barr, "CMOS Multiple-Valued Logic Design - Part II: Function Realization," *IEEE Trans. Circuits and Systems-I*, vol. 40, no. 8, pp. 515-522, 1993.