



Journal Homepage: - www.journalijar.com

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH (IJAR)

ArticleDOI:10.21474/IJAR01/10567

DOI URL: <http://dx.doi.org/10.21474/IJAR01/10567>



RESEARCH ARTICLE

DESIGN OF A MULTIPLEXER USING DOUBLE BASED NUMBER SYSTEM

K.K.W.A. S. Kumara¹, D.D.A. Gamini² and K.G.H.A. Sanjeewa¹

1. Department of Mathematics, University of Sri Jayewardenepura, Gangodawila, Nugegoda, Sri Lanka.
2. Department of Computer Science, University of Sri Jayewardenepura, Gangodawila, Nugegoda, Sri Lanka.

Manuscript Info

Manuscript History

Received: 22 December 2019

Final Accepted: 25 January 2020

Published: February 2020

Key words:-

Multiplexer, Double Based, Number System

Abstract

This paper presents a novel method for designing a double based multiplexer. This multiplexer is designed using binary number systems as well as ternary number systems. A binary multiplexer selects one out of 2^n number of input lines and passes the information to a single output line whereas a ternary multiplexer selects one out of 3^m number of input lines and passes the information to a single output line. A double based multiplexer selects one out of $2^n \times 3^m$ number of input lines and passes the information to a single output line.

Copy Right, IJAR, 2020., All rights reserved.

Introduction:-

Multiplexer is a circuit that allows to select a signal that is to be placed on a common output line. A single line is required to pass two or more digital signals, in a large scale digital system, but only one signal should be passed on one line at a time.

Multiplexers are used in various applications such as Communication System, Computer Memory, Telephone Network and Transmission from the Computer System of a Satellite wherein multiple-data need to be transmitted by using single line^[14].

It is well known that the binary numerical systems are used in most computers and most people consider about ternary number systems also. This paper discusses the double based number system (2,3), that is the combination of base 2 and base 3. Multiplexers have been designed using base 2 and base 3 separately, but, no literature could be found on multiplexers developed by considering both bases together. A binary multiplexer selects one out of 2^n number of input lines and ternary multiplexer selects one out of 3^m number of input lines. So here, selecting one out of $2^n \times 3^m$ number of input lines is considered. Combinational circuits such as comparator, half adder and full adder can be designed using multiplexers. So, higher focus should be given to the designing of multiplexers.

Binary And Ternary Logic And Numeral Systems:-

Binary and Ternary Logic:

The two states of binary numeral systems 0 and 1, are called as binary digits. In Boolean logic (two valued logic), 0 is considered as false and 1 as true. The states of ternary numeral systems 0, 1 and 2, are called as ternary digits. Three valued logic is an extension of two valued logic. In three valued logic 1 is considered as True, 0 is considered as False while, 2 is considered as Unknown. Here, Unknown means 'undefined', 'neither' or both True and False.

Corresponding Author:- K.G.H.A Sanjeewa

Address:- Department of Mathematics, University of Sri Jayewardenepura, Gangodawila, Nugegoda, Sri Lanka.

Physical implementation:

Before ternary digit implementation, binary digit implementation should be considered. In logic, bit 1 means 3.3 voltage and 0 means zero voltage whereas in ternary digit implementation bit 1 means 3.3 voltage, 0 means zero voltage and 2 means -3.3 voltage.

Binary And Ternary Logic Gates:-

A logic gate is an idealized or physical device implementing a Boolean function, that is, it performs a logical operation on one or more logic inputs and produces a single logic output^[13].

In this multiplexer design, NOT gate, AND gate and OR gate are mainly focused in the case of binary and ternary logic gates. In binary logic gates, the truth value of NOT gate is defined as complement of input, truth value of AND gate is defined as product of inputs of truth values and truth value of OR gate is defined as maximum of inputs of truth values.

In ternary logic gates, truth value of AND gate is defined as maximum of inputs of truth values, truth value of OR gate is defined as minimum of inputs of truth values and truth value of NOT gate is defined as cyclical transformation of input. Since there are several non-cyclical methods to define truth value of NOT gate, according to cyclical and non-cyclical methods, different double based multiplexer can be implemented.


Designing Double Based Multiplexer:-**Binary gates :**

Figure 1:- Binary NOT gate.

In this design binary NOT gate has been used and **B** has been used to represent binary NOT gate. Truth values of binary NOT gate is given in table 1.

IN	OUT
A	$\bar{A}$
0	1
1	0

Tabel 1:- Truth table for binary NOT gate.

Design of Ternary gates:

Ternary NOT gate has been used here. Also $\mathcal{T}$ has been used to represent ternary gates. In the law of Boolean logic, double negation law states that, a term that is inverted twice is equal to the variable itself. In other words $\bar{\bar{A}} \equiv A$. In this design table 2 shows that, $\tilde{B}$ represents cyclical transformation of **B** and also $\tilde{\tilde{B}}$ represents cyclical transformation of $\tilde{B}$. So, it can be suggested that, $\tilde{\tilde{\tilde{B}}} \equiv B$ in three valued logic. It is a property that was observed here in this design, which is similar to the double negation law in boolean logic.




Figure 2:- Ternary NOT gate.

According to cyclic or un-cyclic nature of the ternary NOT gate, different double based multiplexers can be designed. But here cyclical transformation of input system has been taken into account.




Figure 3:- Cyclical transformation of input system.

Input	Cyclical transformation of		
	B	$\bar{B}$	$\approx\bar{B}$
B	$\approx\bar{B}$	$\approx\bar{B}$	$\approx\bar{B}$
0	1	2	0
1	2	0	1
2	0	1	2

Table 2:- Truth table of the ternary NOT gate.

Design of Double Based gates:

Output of the BinaryTernary(Double Based) AND gate is always the maximum of the inputs (Table 3), whereas output of the BinaryTernary(Double Based) OR gate is always the minimum of the inputs (Table 4). Also $\mathcal{BT}$ has been used to represent BinaryTernary(Double Based) gates.




Figure 4:- BinaryTernary AND gate.

A	B	F=Max(A,B)
0	0	0
0	1	1
0	2	2
1	0	1
1	1	1
1	2	2

Table 3:- Truth table of the BinaryTernary AND gate.




Figure 5:- BinaryTernary OR gate.

A	B	F=Min(A,B)
0	0	0
0	1	0
0	2	0
1	0	0
1	1	1
1	2	1

Table 4:- Truth table of the BinaryTernary OR gate.

Block diagram of $2^n 3^m \times 1$ Multiplexer:

The Block diagram given in figure 6 gives an overview of how many number of inputs and selection lines have been considered in designing the 6×1 Multiplexer. Normally, different combinations of selection lines are enabled with different inputs. So, table 5 shows the different values of selection lines and what inputs are enabled in this double based multiplexer.




Figure 6:- Block diagram of 6×1 Multiplexer.

A	B	F
0	0	D_0

0	1	D_1
0	2	D_2
1	0	D_3
1	1	D_4
1	2	D_5

Table 5:- Combinations of selection values and corresponding outputs.

Design of 6x1 multiplexer:

In this design, six BinaryTernary(Double Based) AND gates, two ternary NOT gates, one binary NOT gate and one BinaryTernary(Double Based) OR gate have been used. There are six inputs namely D_0, D_1, D_2, D_3, D_4 and D_5 . According to the values of two selection lines A and B, one input is enabled.




Figure 7:- Design of 6x1 multiplexer.

Conclusion:-

A new design of a device can be implemented by combining two different logics, two valued logic and three valued logic. Reducing power consumption of the device is also important. Also, there is a consistence between law of Boolean logic and suggested law of three valued logic.

References:-

1. N. S. Rao and P. Satyanarayana, "Design and Synthesis of Multiplexer based Universal Shift Register using Reversible Logic," IOSR J. VLSI Signal Process., vol. 7, no. 3, pp. 08–13, 2017.
2. V. K. Pandey and R. Kumar, "Low Power and High Speed Multiplexer Based Adder," vol. 2, no. 1, pp. 68–72, 2014.
3. "The Double-Base Number System and Its Application to Elliptic Curve Cryptography Author (s): Vassil Dimitrov , Laurent Imbert and Pradeep K . Mishra Source : Mathematics of Computation , Vol . 77 , No . 262 (Apr . , 2008) , pp . 1075-1104 Published by :," vol. 77, no. 262, pp. 1075–1104, 2016.
4. D. Limbachiya, V. Dhameliya, M. Khakhar, and M. K. Gupta, "On Optimal Family of Codes for Archival DNA Storage," 2015.
5. Sweta Giri and Mrs.N.Saraswathi, "Implementation of Combinational Circuits Using Ternary Multiplexer," Int. J. Comput. Eng. Res., vol. 2, no. 2, pp. 457–463, 2012.
6. S. K. Islam and M. R. Haider, "Sensors and low power signal processing," Sensors Low Power Signal Process., pp. 1–118, 2010.

7. L. Gates, "Logic Gates," pp. 12–15, 2010. Profeanu and A. Ternary, "A ternary arithmetic and logic," Proc. World Congr. Eng., vol. 1, no. 64, 2010.
8. J. Arpasi, "A brief introduction to ternary logic," no. November, pp. 1–13, 2003.
9. W. Boolean, "Lecture 2 : Boolean Functions , Gates and Circuits," pp. 1–4.
10. Devices, "Analog Devices : Choosing the Correct Switch, Multiplexer, or Protection Product for Your Application."
11. S. K. Singh, V. K. Bajpai, and T. K. Garg, "Measuring productivity change in Indian coal-fired electricity generation: 2003-2010," International Journal of Energy Sector Management, vol. 7, no. 1, pp. 46– 64, Apr. 2013.
12. "Logic gate," Wikipedia. 16Dec-2017.
13. What is Multiplexer and De-multiplexer? Types and its Applications?, 14-Apr-2014.[Online].