

# **RESEARCH ARTICLE**

## DESIGN AND IMPLEMENTATION OF NOVEL NOC ARCHITECTURE ON FPGA.

## Shilpa K Gowda<sup>1</sup>, Dr. Rekha K R<sup>2</sup> and Dr. Nataraj K R<sup>3</sup>.

- 1. Research Scholar, Jain University, Bangalore, India.
- 2. Professor, ECE Department, SJBIT, Bangalore, India.
- 3. Head of department, ECE, SJBIT Bangalore India.
- - -

### Manuscript Info

# Abstract

Manuscript History

Received: 20 March 2018 Final Accepted: 22 April 2018 Published: May 2018

**Keywords:-**On chip-network, FPGA, NOC, Router, Dynamic reconfiguration, Dead-lock.

A 2-Dimensional mesh has low design complexities and very good match to the rectangular processor architecture which makes them the favorite Network-on-Chip (NoC) topology that is most used more often for on-chip communication of processor with multi-core arrays. However, it has some of the basic problems such as local traffic congestion which may arise due to various levels of traffic with other neighbor cores this is a major problem as it increases high latency and huge power consumption for the chip. To overcome the above stated problems, we propose a novel architecture of 6-neighbor hexagonal mesh topology for implementing on an FPGA. The design is developed using verilog hdl language and tested on modelsim for the functional correctness. The architecture developed has also been tested to overcome some of the basic networking problems such as deadlock and livelocks. It is also implemented and tested on latest Xilinx FPGA such as Vertix 6 and Atrix 7 for the physical implementation. The grid topology with 6-neighbor hexagonal pattern is implemented and has a very less area on chip in comparison with the 4-neighbor 2D mesh, it also has much more effective interconnect with the inter-processor that results in an area reduction of 21%, an average power reduction of 17%, and a communication distance among inter processor on an average is decreased by 19% This makes the design more effective as compared to traditional 2D architecture.

.....

.....

Copy Right, IJAR, 2018,. All rights reserved.

#### **Introduction:-**

These days there is a huge increase in demands for NoCs based architecture as they are very easily connected to numbers of processors forming many core processor system which is faster in performing task as compared to single core processor system. NoC has also become famous because of their compatibility and easy to use structure which is quite complicated for the other techniques such as global shared bus methodology. The most important factor that affects the other parameters of NoC such as energy efficiency, performance, area, latency etc. is the way the nodes are defined and are placed in NoC architecture for processor connections. Due to the design simplicity and traditional use 2D mesh topology is the one which is most widely used for developing NoC. However, due to high increasing in traffic and more and more core getting connected to the NoC 2D mesh topology is getting hard time to overcome of the major challenges. For example let there be an efficiently mapped ping application that needs a communication from one processor to other which is not connected to adjacent node this makes a processor to act as

a routing processor to establish a static interconnection architecture and intermediate router as dynamic router based NoC. In this situation the power consumption of the overall NoC will increase at the same time latency will also go high resulting in huge delay in delivery of the packet at the specified processor this is due to the increased numbers of routers and routing processors.

In various application of homogenous multiprocessors communication is very often largely localized this give rise to new problem of local mapping congestion. Above mentioned problem has a possible solution, just increasing the number of connections with the nodes. This will not only overcome the problem but it will also solve the issue of high power consumption and high area utilization. This has worked as a motivation for us to develop a new architecture for the node with more numbers of local connections and build a new mesh network using the same nodes.

The main involvement of this paper has be divided in three points. First, a 6-neighbor topology network has been proposed in the paper based on newly developed hexagonal-shaped node with dynamic reconfiguration capability. Secondly a complete development a NoC architecture on FPGA using customized XY routing algorithm using the proposed node and also implemented scheme to overcome deadlock causing congestion in the network. Third we have done a complete comparative analysis of our architecture with traditional 4-neighbor 2D mesh topology as show in Fig1. This section also has simulation results and tables to show the comparison.



Figure 1:-(a) Traditional 4 port network 2D mesh. (b) Proposed 6 port network.

## **Previous work:-**

Lot of work has been carried out in the field of NoC to achieve high performance network with high efficiency. Some of the work related to our research has been discussed in the following sections. In paper [1] a NoC structure has been proposed based on reconfigurable architecture which makes use of properties of Field Programmable Gate Array (FPGA) names as partial dynamic reconfiguration. The network is configured based on topology using energy efficient switch based technique. This architecture has an efficient ways to create express lines of communication between SoC components using the dynamic switching of circuit for the channel connection and performs runtime NoC topology.

It also generates reconfigurable routing table that has capability of handling congestion issues of the network this gives minimum over head to the network.

An evaluation of the architecture was done based on mapping an application. A static 2D mesh topology and ReNoC architecture were used in two different topology configurations. The architecture consumes less power compared to the static 2D mesh topology when they are configuring an application specific topology. The topology switches increased the area of the NoC architecture [2]. This technique enables not only reconfiguration but also generates express lines connection and removal which in returns reduces the overhead by 10% as compared to traditional static NoC designs. Also it has been observed that the structure has better latency and improved frequency operations. As there is a very high demand for implementing Network-on-Chip (NoC) that is used in Multi-Processor System on Chip (MPSoC) it is mandatory for NoC to be reconfigurable so that it will deliver good service. Due to present architecture limitations such as high area it is very difficult to support for dynamically reconfigurable designs.

The CuNoC (Communication Unit NoC), a new model for intercommunication between modules that are



Fig-2:-(a) Neighbor on chip honeycomb network. (b) Proposed six neighbor on Chip hexagonal grid networks.

dynamically placed on chip for FPGA based reconfigurable network devices. The CuNoC makes use of flexible communication unit that is perfectly suited to reconfigurable devices. The CuNoC can be used with small changes to all others systems that needs a communication medium. CuNoC is that allows a scalable network structure, a simultaneous communication with a good compromise between the logic area and operating frequency [4]. Paper [5] proposes a novel architecture based on reconfigurable communication system for architectures with dynamically reconfigurability. A tile based Network on chip approach has been proposed that has communication layers which are completely different from the traditional computational one. It is specially designed so that it can support a communication at fabric level for dynamic reconfiguration. In any run time application it is very important to assure flexibility and adaptability of the system. It is has been observed that the design of NoC based on dynamic reconfigurable architecture has proved to be the best option. Various routing mechanism has been used in the previous design that has not got the efficiency as dynamic routing. In this process the content is loaded in BRAM block and is used at the time of requirement this is the routing information relies on the current network status. In Heterogeneous system with dynamic reconfiguration the layered approach of Noc has become a backbone for communication with promising solutions. In [6], a future FPGA architecture are considered as an high level routing source. It is considered that they will have a hardwired NoC architecture which will boost the phenomenon. It is very much possible to build a low cost solution based on recongigurable component on top of this architecture. Instead of implementing NoC interface with valuable hardware modules. The model developed in this architecture

implements all the basic features of noc with additional feature of dynamic reconfiguration based on tile. DyNoC has been presented [7] the routing methodology used in the paper are capable of overcoming some obstacles of networks. Many problems generated due to placing of component dynamically can be solved by using this architecture as a communication medium.

In papers [8][9], the adaptive reconfigurable multiprocessor Noc is configured dynamically with best parameters includes new routers, packet size and new efficient switching techniques. They described how reconfigurability is processed in Smart Network Stack (SNS) includes network control and its simulations, exchanging the data at high speed and formation of circuit between two processing elements in efficient manner. The bus based interface dynamically Reconfigurable with NoC is designed in paper [10] for low cost applications. They are taken core interface model as API Signal for communication bus, router design taking input from IP Cores. The high level platform architectures include ARM7 Processor, Reconfigurable FFT and Veterbi decoder, SDRAM and Memory controller. There are various ways to reduce time one of mentioned in paper [11] is the use of core interface model. The designs completely act as a bus interface module to the NoC architecture. These are dynamically reconfigured with the host controller based on the requirements. They are using dynamic routing algorithms to find out the tasks in NoC Platform. Because of this they can control or tolerate faults in NoC.

#### **Proposed System:-**

To overcome the present problem of mapping congestion due to increase in interface of more devices we have proposed a new hexagonal shaped node with all the necessary features. Figure 3 shows the basic top level architecture of single hexagonal node with six port connectivity. As we can see it has total six connection port and an additional local in and local output port. This gives us an opportunity to connect 6 peripherals with the single node to perform more efficiently. Also it has been observed that communication between the hexagonal node is more efficient than the normal 4 port node. The node has a local output which is 32-bit and 6 outputs (out1-out6) each is 48bits.the whole architecture is working based on the priority encoder and routing algorithm. The priority encoder works based on the select line information. The select line is taken from the input packet MSB bits i.e 47th bit which are 7-bits. If the select line is 0000\_001 then local input will be select as packet to the routing algorithm.



Figure 3:-Hexagonal Node Pattern.



Figure4:-Top level RTL Schematic for single node

The proposed system has been implemented in verilog language using Xilinx ISE. Figure 4 shows the obtained top level RTL schematic for the single hexagonal node that was further used in a network for developing the NoC.



Figure 5:-Proposed Packet-Switched Network-on-Chip (PS-NoC) using Hexagonal node

Routing is a process of finding out the route for the packet to the destination through the network. It is very important to have an efficient algorithm so that it will efficiently help the packet reach the destination with minimum delay and no loss.

In this system we have used customized XY routing algorithm to achieve the goal. Figure 5 describe the network connection with neighboring nodes in a hexagonal base node system. Figure 6 shows the obtained RTL View for the proposed system which is a seven node architecture with 48 bit input for each node containing 32 bit of data and reset as information bits for the routing process. Also it has got 32 bit output bus for each node representing the data out form the node.

The XY- algorithm is distributive-deterministic routing algorithm, which is used to avoid the network congestion problems and it transmits the packet either through y-axis direction or x-axis direction. If we use this deterministic algorithm, it provides the traffic free network to



Figure 6:-Top level RTL Schematic for the NoC using hexagonal nodes

Improve the high throughput, low latency of the router design [11- 13]. As the architecture is made up of 6 port implementation of basic XY- routing was not sufficient hence, we have optimized the algorithm to work for the newly developed node.



Figure 7:-Flow of XY-Routing Algorithm

The algorithm has one more direction Z direction to cater all the direction. Figure 7 shows the basic flow diagram for the modified XYZ routing algorithm.



Figure 8:-Proposed Packet-Switched Network-on-Chip (PS-NoC) using Hexagonal node

An algorithm starts by checking firstly the current address Z with the destination address z of the incoming packet from the source. Once it is identified and matched with the persisting z address it further completes the same process of XY routing. It will check the incoming packets X address to match with destination x address if it is not matched then it will pass the packet to the next node else if it matches then it checks the final y-axis direction, if all the destination and current address are matched, then packet output will be generated in local output. if it is not matched, then checks others ports. If current address y is greater than the destination address y, packet will be allocated to out1 else out2. If it is not matched, then it checks others ports. If current address x is greater than the destination address x, packet will be allocated to out3 else out4. If it is not matched, then it checks z-axis. If current address z is greater than the destination address z, packet will be allocated to out5 else out6. The brief flow diagram for the proposed customized XY routing has been demonstrated in the flow diagram in figure7.

Figure 8 shows the internal connection RTL schematic for the proposed hexagonal node architecture obtained after the synthesis of the developed code. The analysis of this shows the code is functional and all the connections made are perfect as per the design. Reconfiguration is one of the most important feature and an added advantage to the network. The feature makes the overall design more robust and increase the efficiency of the network. Reconfiguration is the process in which we can increase the number of nodes in given network and also the path can be configured in case of fault nodes. This process is done automated and user need not involve in the process. Reconfiguration technique is used based on the reconfiguration feature of field programeble gate array(FPGA). This feature the design to be more dynamic

Table 1 is a representation of the comparision made among different topology for their connection link and number of neighbor they has we can clearly see that though the 6 node hexagonal node has more number of neighbor the connection link is the same which says that the over all structure has more capability than the persisting mesh networks.

Topology	Nearest-Neigh	bor Link	Longer Link		
	Number	Length	Number	Length	
4 Neighbor Mesh	4	1	-	-	
6 Neighbor Hex Grid	6	1	-	-	
8 Neighbor Mesh	4	1	4	1.4	

Table 1:-Topology comparison with traditional 4 node architecture with the proposed 6 node architecture

## **Results and Analysis:-**

The complete Hexagonal Packet switched NoC is designed and implemented on Xilinx 14.7 ISE and Simulated using Modelsim 6.3f. For implementation we are using Artix 7 Device: 100T, Speed:-3 and Package: CSG 324. The Figure 9 shows the simulation results of single Hexagonal Node6. It contains all the 7 48-bit inputs including local packet and 6 48-bit outputs and single 32-bit local packet output. We can see the time taken to process one input and its generation of output in figure 9. It has taken 1 and half clock cycles to process the operation. Each

clock period is 5ns.

Andel Jecopri 638	1. (	nnen	n	hhn	nn	hni	nn.	I	inn
Indel Period Lint									
model_testager_tblacket_tr	secolditions?	00000000000	and	and a		0			
Andes Amagor, Djirt	10000000000	000000000			C. C. Com		0.00000	0	
Teld inputs take	10000000000	00000000000							
/mini_tesign_fain1	100000000000	00000000000					ar better at		
model_treater_tain4	10000033	00000000000							
/weijemptikt	00000000000	appiocepositos							
Auto: Jesign \$16	*****	0000000000							
Health Swappy Ballate out		1000000		sastitit	2000	000			
miki teinga bauti	000000000000000000000000000000000000000	00000000000000			728	a Cilconia	2000	0.0000	
hode1_hexagon_b/out2	000000000000	000000000							
hoses resigned black?	20000000000	0000000000					445	interesting in the second s	
Andel (research that it	1000000000	100000000000							
Ander, Jessey P. B.M.E.	1000000	0000000000							
mabilieurgen diterté	ymmming.	000000000000							
	80.4	tivra mtsi actii 10. 2	CHI NO	2	line in the second s	3	11-0-11-11-11-11-11-11-11-11-11-11-11-11	10	le system Seg
Carser 1	130.075 m	13.25 MHz	昆	175 mi					
1000	1000		n ne						

Figure 9:-Simulation results of Single Hexagonal Node Pattern for PS-NoC with timings

The table 2 and 3 shows the single Hexagonal Node design utilization using different FPGA's and Timing analysis of design respectively.

 Table 2:-The Proposed Single Hexagonal Node Design summary using Different FPGA's-Spartan-3, Viterx-5 and Artix-7.

Logic Utilization	XC3S400-5 PQ208	5VLX110T-3 FF1136	7A100T- 3CSG324	
Number of Slice Registers	273	218	221	
Number of Slice LUTs	217	328	355	
Number of fully used LUT-FF pairs	439	176	217	
Number of bonded IOBs	658	658	658	
Number of BUFG/BUFGCTRLs	1	1	1	

**Table-3:-**The Proposed Single Hexagonal Node Timing Analysis using Different FPGA's–Spartan-3, Viterx-5 and Artix-7.

Timing parameters	XC3S400- 5PQ208	5VLX110T-3 FF1136	7A100T- 3CSG324	
Minimum period (ns)	6.797	1.894	1.648	
Maximum Frequency (MHz)	147.134	538.119	606.794	
Setup time (ns)	10.833	4.579	2.51	
Hold Time (ns)	6.216	2.775	0.645	

The Figure 10 shows the simulation results of Complete Hexagonal PS-NoC for figure 2. It contains all 7 node 48-bit inputs local packets and all 7 node 32-bit local packet outputs. To process each node input it has taken 1 and half clock cycles. Each clock period is a 5ns. This simulation result proves better latency of complete Hexagonal PS-NoC.

(Independent)	1000	Constant of	Summer's	Toombox.					
(subviorers)	Berninger,	and a second second	Second	20030306	COLOURS OF	_			
erance 107 Shade of	10010001000		+	2001002	Contraction of				
cohia jer jekenoje	a function of the	eccepted.			And a second	- and the second			
101200-01	SARGES IN	10003003				2060822	201003001		
tragent, SC/Copent (M	- Constant	COUNCY.					10400000	20000010	
NAME OF TAXABLE	Winness Street							an familie	1000000
Hand CC Stand III		100000000						-	a second
Interest Property li	100200	10051005	(anta)	100500		_			
termin, co. spectral	bootmor:			itada ta	10000			_	
Name AC Speller HL	2002204	-20000			15268	300000			
IN TRACE CO AND						Contact N	\$00000		
THE REAL PROPERTY AND	00000	1008000					Loand to	broom	
magnet UCL Spaced and	and state	- 0008000						bertief.	benere
tagent SC Strengt att	ACCESSION OF	- 200000							ing.
-	THE R			No.					
1.00		1	1						- A.
						244			12.4

Figure 10:-Simulation results of Hexagonal [all 7-Nodes] PS-NoC with timings

The table 4 and 5 shows the complete Hexagonal PS-NoC [Including all nodes] design utilization using different FPGA's and Timing analysis of design respectively

Table 4:-The Proposed Hexagonal NoC Design summary using Different FPGA's-Spartan-3, Viterx-5 and Artix-7.

Logic Utilization	XC3S400-5 PQ208	5VLX110T-3 FF1136	7A100T- 3CSG324	
Number of Slice Registers	930	1224	910	
Number of Slice LUTs	1224	1338	998	
Number of fully used LUT-FF pairs	1702	1192	875	
Number of bonded IOBs	562	562	485	
Number of BUFG/BUFGCTRLs	1	1	1	

Table-5:-The Proposed Hexagonal NoC Timing Analysis using Different FPGA's-Spartan-3, Viterx-5 and Artix-7.

Timing parameters	XC3S400-	5VLX110T-3	7A100T-	
rinning parameters	5PQ208	FF1136	3CSG324	
Minimum period (ns)	9.639	2.297	1.89	
Maximum Frequency (MHz)	130.901	435.265	528.996	
Setup time (ns)	10.183	2.752	1.711	
Hold Time (ns)	6.216	2.783	0.645	

The table 6 proves the proposed Hexagonal NoC design includes 7 individual nodes utilizes less number of Slices, Slice Register's and Slice LUT's compared to basic NoC 2x2 Design[5] includes 4 individual nodes concludes the better area improvement.

Device : Sparan 3E -5		PROPOSED DESIGN		BASIC N	IOC DESIGN
Package: FG320					
Logic Utilization	Available	Used	Utilization	Used	Utilization
Number of Slice Registers	4656	928	19%	2873	61%
Number of Slice LUTs	9312	1223	13%	2793	29%
Number of fully used LUT-FF pairs	9312	1699	18%	4076	43%
Number of bonded IOBs	232	562	242%	100	43%
Number of BUFG/BUFGCTRLs	24	1	4%	1	4%

# **Conclusion:-**

In this Paper, we are concluding hexagonal node pattern for packet switched NoC is mainly used for chip networks which is dynamically reconfigurable in nature. The main purpose of hexagonal node is used to improve the communication between nodes and increase the communication ports to increase the number of devices connected to it. This has given a very big scope for improvement on the present network without increasing the overhead in terms of area and timing. Dynamic reconfiguration plays a vital role in the design giving the architecture a new dimension of improvement and robustness. It has also helped in improvement of newly implemented algorithm to give better results in terms of throughput and decrease the latency. The results are analyzed and design utilization and timing of single and complete hexagonal PS-NoC with different FPGA's are shown above tables. The slice utilization is improved over 40% when compared to normal NoC design architecture. Overall the complete proposed architecture suits to on-chip networks. In future we can design fault-elimination network in complete hexagonal NoC.

## **References:-**

- 1. Vincenzo Rana, David Atienza, Marco Domenico Santambrogio, "A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication", 2008.
- 2. Mikkel B. Stensgaard and Jens Sparsø, "ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology", Second ACM/IEEE International Symposium on Networks-on-Chip, 2008.
- 3. Zhiyao Joseph Yang1, Akash Kumar and Yajun Ha, "An Area-efficient Dynamically Reconfigurable Spatial Division Multiplexing Network-on-Chip with Static Throughput Guarantee", 2009.
- 4. S. Jovanovic, C. Tanougast and S. Weber "CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs", 2006.
- 5. Simone Corbetta, Vincenzo Rana, Marco Domenico Santambrogio, "A Light–Weight Network–on–Chip Architecture for Dynamically Reconfigurable Systems", 2008.
- 6. Ronald Hecht, Stephan Kubisch, Andreas Herrholtz, Dirk Timmermann, "dynamic reconfiguration with hardwired networks-on-chip on future FPGA'S", 2005.
- 7. Christophe Bobda, Ali Ahmadinia, "DYNOC: a dynamic infrastructure for Communication in dynamically reconfigurable devices", 2005.
- 8. B. Ahmad, Ahmet T. Erdogan, Sami Khawam, "Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC" NASA/ ESA Conference on Adaptive Hardware and Systems (AHS'06)
- 9. B. Ahmad, "Dynamically Reconfigurable NoC for Reconfigurable MPSoC", IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005.
- Balal Ahmad, Ali Ahmadinia, Tughrul Arslan, "Dynamically Reconfigurable NoC with Bus Based Interface for Ease of Integration and Reduced Design Time", NASA/ESA Conference on Adaptive Hardware and Systems, 2008.
- 11. Mohammad Hosseina bady and Jose Nunez-Yanez, "Fault-Tolerant Dynamically Reconfigurable NoC-based SoC", 2008.