ISSN NO. 2320-5407

Journal homepage: http://www.journalijar.com

INTERNATIONAL JOURNAL OF ADVANCED RESEARCH

RESEARCH ARTICLE

Design of Kogge Stone Adder with Various Nano Meter Lengths

Dr.Asr Murty , P.Michael Preetam Raj[#] ,B.Sandeep[*], Sk.Mastan Valli*, D.Sai Mallik Reddy*P.Ramanjaneyulu[*]
Assoc Professor, Dept of Electronics and Communication Engineering, K.L. University,
*4th year B.Tech students ,Dept of Electronics and communication engg K L University , Green fields vaddeswaram -522502 , Guntur (Dist) , Andhra Pradesh ,India

Manuscript Info

Manuscript History:

Received: 15 November 2015
Final Accepted: 26 December 2015
Published Online: January 2016

Keywords:
Dsch ,microwind ,kogge stone adder

Corresponding Author

B.Sandeep.

Abstract

The Kogge–Stone adder could be a parallel prefix type carry look-aheadadder. It generates the carry signals in O (log n) time, and is wide thought-about the quickest adder style doable. It's the common style for top-performance adders in business for high performance arithmetic circuits.
In KSA, carries area unit computed quick by computing them in parallel at the price of inflated space.

Introduction:-

An example of a 4-bit Kogge–Stone adder is taken, every vertical stage produces a "propagate" and a "generate" bit, as shown. The culminating generate bits (the carries) area unit made within the last stage (vertically), and these bits area unit XOR'd with the initial propagate once the input (the red boxes) to provide the add bits.
E.g., the primary (least-significant) add bit is calculated by XORing the propagate within the farthest-right red box (a "1") with the carry-in (a "0"), manufacturing a "1". The second bit is calculated by XORing the propagate in second box from the proper (a "0") with C0 (a "0"), manufacturing a "0".A new design for activity 128-bit Parallel Prefix addition is planned. During this planned system kogge-stone adder that is one amongst kinds of parallel prefix adder is employed. Kogge-stone is that the quickest adder due to its minimum fan-out. The planned 4-bit prefix adder is compared with classical adders of same bit dimension in terms of power, delay. The results reveal that the planned 4-bit Parallel Prefix adder has the smallest amount power delay product when put next with its peer existing adder structures.

Aim OF the Term Paper:-

An example of a 8-bit Kogge–Stone adder is taken, every vertical stage produces a "propagate" and a "generate" bit, as shown. The culminating generate bits (the carries) area unit created within the last stage (vertically), and these bits area unit XOR'd with the initial propagate once the input (the red boxes) to provide the add bits.
BY dynamical the length of wiring size like sixty ,80,12,180,250 Nano Meters style within the DSCH software package and aligned within the MICROWIND and analyse the outputs and power and graphs outcome by numerous electronic transistor size.

Objectives of the Term Paper:-

The objectives are to develop the following skills:

1. In-depth study of a selected topic

2. Conducting on a possible extension of the topic based on literature survey summarization
3. Logical organization of ideas
4. Formulation of arguments
5. Analysis and synthesis
6. Planning and implementation of a research experimental research
7. Data gathering, processing and analyzing
8. Deriving conclusions.

Adder:-

In physics, Associate in Nursing adder or summer may be a digital logic circuit that performs addition of numbers. In several computers and different kinds of processors, adders square measure used not solely within the arithmetic logic units, however additionally in alternative components of the processor, wherever they're accustomed calculate addresses, table indices, increment and decrement operators, and similar operations.

Although adders is made for several numerical representations, like binary-coded decimal or excess-3, the foremost common adders care for binary numbers. In cases wherever two's complement or ones' complement is being employed to represent negative numbers, it's trivial to switch Associate in Nursing adder into Associate in Nursing adder–subtractor. alternative signed variety representations need a additional complicated adder.

Different types of adders square measure [*fr1] adder,full adder,look a head carry adder , carry save adders Etc.

Carry Look Ahead Adder:-

A carry-look ahead adder (CLA) may be a variety of adder employed in digital logic. A carry-look ahead adder improves speed by reducing the quantity of your time needed to see carry bits. It may be contrasted with the easier, however typically slower, ripple carry adder that the carry bit is calculated aboard the add bit, and every bit should wait till the previous carry has been calculated to start shrewd its own result and carry bits (see adder for detail on ripple carry adders). The carry-look ahead adder calculates one or additional carry bits before the add, that reduces the wait time to calculate the results of the larger worth bits. The adder and Brent-Kung adder area unit samples of this kind of adder.

Charles Babbage recognized the performance penalty obligatory by ripple carry and developed mechanisms for anticipating carriage in his computing engines.[1] Gerald Rosenberger of IBM filed for a patent on a contemporary binary carry-look ahead adder in 1957.

To reduce the computation time, there area unit quicker ways that to feature 2 binary numbers by victimisation carry look ahead adders. They work by making 2 signals P and G best-known to be Carry Propagator and Carry

Generator. The carry propagator is propagated to subsequent level whereas the carry generator is employed to come up with the output carry, no matter input carry. The diagram of a 4-bit Carry Look ahead Adder is shown here below



Fig1: bit carry look ahead adder

lementation:

Kogge Stone Adder:

The Kogge–Stone adder could be a parallel prefix kind carry look-ahead adder. alternative parallel prefix adders embrace the Brent-Kung adder, the Hans Carlson adder, and therefore the quickest best-known variation, the Lynch-Swartzlander Spanning Tree adder. The Kogge–Stone adder takes additional space to implement than the Brent–Kung adder, however incorporates a lower fan-out at every stage, that will increase performance for typical CMOS method nodes. However, wiring congestion is commonly a drag for Kogge–Stone adders. The Lynch-Swartlzlander style is smaller, has lower fan-out, and doesn't suffer from wiring congestion; but to be used the method node should support Manchester Carry Chain implementations.

The general drawback of optimizing parallel prefix adders is clone of the variable block size, multilevel, carry-skip adder improvement drawback, an answer of that is found in.

An example of a 4-bit Kogge–Stone adder is shown to the correct. every vertical stage produces a "propagate" and a "generate" bit, as shown. The culminating generate bits (the carries) square measure created within the last stage (vertically), and these bits square measure XOR'd with the initial propagate when the input (the red boxes) to provide the add bits. E.g., the primary (least-significant) add bit is calculated by XORing the propagate within the farthest-right red box (a "1") with the carry-in (a "0"), manufacturing a "1". The second bit is calculated by XORing the propagate in second box from the correct (a "0") with C0 (a "0"), manufacturing a "0".

The Kogge–Stone adder idea was developed by Peter M. Kogge and Harold S. Stone, that they revealed in 1973 in an exceedingly seminal paper titled A Parallel formula for the economical answer of a General category of return Equations.

Enhancements:

Enhancements to the first implementation embrace increasing the base and scantness of the adder. The base of the adder refers to what percentage results from the previous level of computation square measure wont to generate succeeding one. the first implementation uses radix-2, though it's attainable to make radix-4 and better. Doing thus will increase the facility and delay of every stage, however reduces the quantity of needed stages. The scantness of the adder refers to what percentage carry bits square measure generated by the carry-tree. Generating each carry bit is named sparsity-1, whereas generating each alternative is sparsity-2 and each fourth is sparsity-4. The ensuing carries square measure then used because the carry-in inputs for abundant shorter ripple carry adders or another adder style, that generates the ultimate add bits. Increasing scantness cut backs the whole required computation and may reduce the quantity of routing congestion.



Fig2: kogge stone adder layout

Basic Kogge Stone Adder:

Kogge Stone process types:

The complete functioning of KSA is simply understood by analyzing it in terms of 3 distinct parts:

1. **Pre process**

This step involves computation of generate and propagate signals corresponding too every combine of bits in an exceedingly and B. These signals ar given by the logic equations below:

pi = Ai xor bi

gi = Ai and bi

2. **Carry look ahead network**

This block differentiates KSA from different adders and is that the main force behind its high performance. This step involves computation of carries appreciate every bit. It uses cluster propagate and generate as intermediate signals that ar given by the logic equations below:

Pi:j = Pi:k+1 and Pk:j

Gi:j = Gi:k+1 or (Pi:k+1 and Gk:j)

3. **Post process**

This is the ultimate step and is common to all or any adders of this family (carry look ahead). It involves computation of add bits. add bits ar computed by the logic given below:

Si = pi xor Ci-1

Evolution of adder:

In electronic computer style adder is a very important element and it's utilized in multiple blocks of its design. In several Computers and in varied categories of processor specialization, adders aren't solely utilized in Arithmetic Logic Units, however additionally accustomed calculate addresses and table indices. There exist multiple algorithms to hold on addition operation starting from easy Ripple Carry Adders to complicated CLA. the essential operations concerned in any Digital Signal process systems ar Multiplication, Addition and Accumulation. Addition is AN in unneeded operation in any Digital, DSP or system. so quick and correct operation of digital system depends on the performance of adders. thence up the performance of adder is that the main space of analysis in VLSI system style. Over the last decade many various adder architectures were studied and planned to hurry up the binary additions. the main points of Ripple Carry Adder and Carry choose Adder ar mentioned in section II, and therefore the implementation of planned system is delineated in section III. The performance and simulation results were bestowed and mentioned below. Enhancements to the first implementation embrace increasing the base and spareness of the adder. The base of the adder refers to what percentage results from the previous level of computation ar accustomed generate future one.

The original implementation uses radix-2, though it's doable to make radix-4 and better. Doing therefore will increase the ability and delay of every stage, however reduces the quantity of needed stages. The spareness of the adder refers to what percentage carry bits ar generated by the carry-tree. Generating each carry bit is termed sparsity-1, whereas generating each different is sparsity-2 and each fourth is sparsity-4. The ensuing carries ar then used because the carry-in inputs for abundant shorter ripple carry adders or another adder style, that generates the ultimate add bits. Increasing spareness cut backs the entire required computation and might reduce the number of routing congestion.



Fig3: kogge stone adder internal working

Illustration:-

The working of KSA can be understood by the following Fig. 1 which corresponds to 4-bit KSA. 4-bit KSA is shown for simplicity.



Fig4: Illustration of 4 bit

The schematic of KSA is implemented by using following building blocks :

1. Bit propagate and generate

This block implements the following logic:

Gi = Ai **AND** Bi

Pi = Ai **XOR** Bi

Schematic for this block is shown in Fig. 2



Fig4.1:Schematic of Bit Propagate and Generate Block Fig

9. Group propagate and generate

This block implements the following logic:

$G_2 = G_1$ **OR** (G_0 **AND** P_1)

P2 = P1 **AND** P0

Schematic for this block is shown in Fig. 3



Fig. 3

Fig4.2:Schematic of Group Propagate and Generate Block

10. **Group Generate**Group propagate and generate

This block implements the following logic:
G2 = G1 **OR** (G0 **AND** P1)

Schematic for this block is shown in Fig. 4



Fig 4.3:Schematic of Group Generate Block

Basic 8 Bit Kogge Stone Adder:-



Fig5 : 8 bit kogge stone adder model diagram.

Design of eight Bit Kogge Stone Adder:-

Software: DSCH (Digital Schematic Editor and Simulator)

The DSCH program may be a logic editor and machine. DSCH is employed to validate the design of the logic circuit before the electronics style is started. DSCH provides a easy atmosphere for class-conscious logic style, and quick simulation with delay analysis, that permits the look and validation of complicated logic structures.

DSCH additionally options the symbols, models and assembly support for 8051 and 16F84 controllers. Designers will produce logic circuits for interfacing with these controllers and verify software system programs mistreatment DSCH.

- User-friendly atmosphere for fast style of logic circuits.
- Supports class-conscious logic style.
- Added a tool on fault analysis at the gate level of digital. Faults: Stuck-1, stuck-at-0. The technique permits injection of single stuck-at fault at the nodes of the circuit.

- Generates a VERILOG description of the schematic for layout conversion.



Fig6: Running time of kogge stone adder in dsch

8 bitKogge Stone Adder Implemented in Dsch Software:-



Fig7: kogge stone adder design in DSCH

Micro Wind Output signal Generation For Kogge Stone Adder:

Voltage vs Time:(for 5 ns)



Fig8: voltage vs time graph

Voltage & Current**:(**for 5 ns)



Fig 8.1: voltage vs current graphs

Voltage vs Voltage (for 5 ns):



Fig8.2: voltage vs voltage graph

Voltage vs Time (for 50 ns):



Fig9: voltage vs time graph for 50 ns

Voltage & Currents(for 50 ns):



Fig 9.1:voltage and current graph for 50 ns

Voltage vs Voltage (for 50 ns):



Fig 9.2: voltage vs voltage graph

Design Of 4 Bit Kogge Stone Adder:-

Schematic Layout in DSCH:



Fig10 : design of 4 bit kogge stone adder in DSCH

Timing Diagram Using Dsch:



Fig10.1: Timing diagram of 4 bit kogge stone adder

Design Layout in Microwind:



Fig 10.2: stick diagram in microwind

Output Wave forms of kogge stone adder:



Fig10.3: voltage vs time

Voltage and Current Graphs:



Fig10.4: voltage and current

Frequency & Time Graph:



Fig10.5: voltage vs voltage graph

Eye Diagram:



Fig10.6: Eye diagram

Result:-

• We Designed and enforced High Speed Kogge stone Adder victimisation totally different nano meters by scrutiny four bit & eight bit kogge Stone Adder.

• By victimisation microwind software package we have a tendency to designed schematic layout of kogge stone adder.

• Compared power generate of various kogge stone adders.

References:-

1)http://www.cl.cam.ac.uk/research/srg/han/ACS-P35/8-bit-KoggeStone-Adder.pdf
2)http://www.ijese.org/attachments/File/v1i4/D0181021413.pdf
3)http://ijeetc.com/ijeetcadmin/upload/IJEETC_52e1ce3fc3e19.pdf
4)http://www.ijeat.org/attachments/File/v2i6/F2084082613.pdf
5)http://www.ijmer.com/papers/Vol3_Issue4/CO3422662270.pdf
6) coming up with and Characterization of koggestone, thin Kogge stone, Spanning tree and Brentkung Adders, International Journal of recent Engineering analysis (IJMER), Vol. 3, Issue. 4, July-august. 2013 pp-2266-2270
7) style of High Speed Kogge-Stone primarily based Carry choose Adder by Pakkiraiah Chakali, Madhu Kumar Patnala, International Journal of rising Science and Engineering (IJESE) ISSN: 2319–6378, Volume-1, Issue-4, February