13May 2018


  • Research Scholar, Jain University, Bangalore, India.
  • Professor, ECE Department , SJBIT, Bangalore, India.
  • Head of department, ECE, SJBIT Bangalore India.
Crossref Cited-by Linking logo
  • Abstract
  • Keywords
  • References
  • Cite This Article as
  • Corresponding Author

A 2-Dimensional mesh has low design complexities and very good match to the rectangular processor architecture which makes them the favorite Network-on-Chip (NoC) topology that is most used more often for on-chip communication of processor with multi-core arrays. However, it has some of the basic problems such as local traffic congestion which may arise due to various levels of traffic with other neighbor cores this is a major problem as it increases high latency and huge power consumption for the chip. To overcome the above stated problems, we propose a novel architecture of 6-neighbor hexagonal mesh topology for implementing on an FPGA. The design is developed using verilog hdl language and tested on modelsim for the functional correctness. The architecture developed has also been tested to overcome some of the basic networking problems such as deadlock and livelocks. It is also implemented and tested on latest Xilinx FPGA such as Vertix 6 and Atrix 7 for the physical implementation. The grid topology with 6-neighbor hexagonal pattern is implemented and has a very less area on chip in comparison with the 4-neighbor 2D mesh, it also has much more effective interconnect with the inter-processor that results in an area reduction of 21%, an average power reduction of 17%, and a communication distance among inter processor on an average is decreased by 19% This makes the design more effective as compared to traditional 2D architecture.

  1. Vincenzo Rana, David Atienza, Marco Domenico Santambrogio, ?A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication?, 2008.
  2. Mikkel B. Stensgaard and Jens Spars?, ?ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology?, Second ACM/IEEE International Symposium on Networks-on-Chip, 2008.
  3. Zhiyao Joseph Yang1, Akash Kumar and Yajun Ha, ?An Area-efficient Dynamically Reconfigurable Spatial Division Multiplexing Network-on-Chip with Static Throughput Guarantee?, 2009.
  4. Jovanovic, C. Tanougast and S. Weber ?CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs?, 2006.
  5. Simone Corbetta, Vincenzo Rana, Marco Domenico Santambrogio, ?A Light?Weight Network?on?Chip Architecture for Dynamically Reconfigurable Systems?, 2008.
  6. Ronald Hecht, Stephan Kubisch, Andreas Herrholtz, Dirk Timmermann, ?dynamic reconfiguration with hardwired networks-on-chip on future FPGA?S?, 2005.
  7. Christophe Bobda, Ali Ahmadinia, ?DYNOC: a dynamic infrastructure for Communication in dynamically reconfigurable devices?, 2005.
  8. Ahmad, Ahmet T. Erdogan, Sami Khawam, ?Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC? NASA/ ESA Conference on Adaptive Hardware and Systems (AHS\'06)
  9. Ahmad, ?Dynamically Reconfigurable NoC for Reconfigurable MPSoC?, IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005.
  10. Balal Ahmad, Ali Ahmadinia, Tughrul Arslan, ?Dynamically Reconfigurable NoC with Bus Based Interface for Ease of Integration and Reduced Design Time?, NASA/ESA Conference on Adaptive Hardware and Systems, 2008.
  11. Mohammad Hosseina bady and Jose Nunez-Yanez, ?Fault-Tolerant Dynamically Reconfigurable NoC-based SoC?, 2008.

[Shilpa K Gowda, Rekha K R and Nataraj K R. (2018); DESIGN AND IMPLEMENTATION OF NOVEL NOC ARCHITECTURE ON FPGA. Int. J. of Adv. Res. 6 (5). 1-9] (ISSN 2320-5407). www.journalijar.com

Shilpa K Gowda
Jain University


Article DOI: 10.21474/IJAR01/7003       DOI URL: http://dx.doi.org/10.21474/IJAR01/7003

Share this article